Embedded   




 SDC Constraint, Input / Output Delay 8/26/2016

Preparing IO constraint for FPGA is always a tedious job. And the following is a spreadsheet to help the number crunching. BTW, I have to say that MS Excel is much more powerful than Google Spreadsheet.

    Posted by Changyi at 12:54 AM

0 Comments:

Post a Comment

<< Home  

   

 

    

README

*) Legal Disclaimer
*) The Book

Links

*) PulseRain
*) GitHub
*) Forum


*) FCC Wireless
*) ARRL
*) PAPA System
*) EARS